


Instaview Display

Logic Diagrams



Document control number: 35- 00251

Name _____

Instaview Display Logic Diagrams

COMPANY CONFIDENTIAL

The information and drawings contained herein are the sole property of Computervision Corporation. Use of this document is reserved exclusively for Computervision personnel. Reproduction of this matter in whole or in part is forbidden without the express written consent of Computervision.

Table of Contents

Tablet Power Supply

Keltron:

VC923-001 (1 sheet)
VC923-S01 (1 sheet)

Power-One, Inc:

16113 (1 sheet)

Power Supplies, Incorporated:

PSI 1170A (1 sheet)

Tablet Controller Board (Revision T)

DS23E117 (9 sheets)

Video Mixer Board (Revision Z)

DS23E137 (6 sheets)

Surface Grid Board (Revision A)

DS23E112 (2 sheets)

Image Control Unit (Revision C)

CS23E512 (1 sheet)

Pen (Revision B)

CS20E2236 (1 sheet)

Puck (Revision E)

CS20E2068 (1 sheet)

Video Pattern Generator (Revision C)


BS23E717 (3 sheets)


Tablet Power Supply

Keltron: Outline and Schematic


Power-One, Inc: Schematic

Power Supply, Incorporated: Schematic





This drawing and specifications, herein, are the property of POWER-ONE INC. and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.



1. RTV LAKE CAPS TOGETHER ON BOARD
NOTES:

NOTE

				LAST REFERENCE DESIGNATION USED			
QTY	STD. P/N	DESCRIPTION	USED ON	C 10	CR 13	Q 6	R
2	360-20018	SLEEVING, 18GA, 7/8"	C8+, C8-				
1	350-10663	SCREW 6-32 X 1"	SCRI	SCR:	T 1	U 3	E
1	402-13920	HEATSINK	SCRI	J 1			
2	321-10679	I.C. SOCKET, 14 PIN	U1, U2				NOT USED
HARDWARE LIST				R1, R15, R19, R23, CR5,		E1, E2	

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED
	A	PROTO CLEAN-UP	2/21/79	J.F.
	B	ADDED J1	8-13-79	K.C.
2244	C	EEZ WAS 151-10411	1/17/79	K.C.
2541	D	ADDED NOTE TO SCHEMATIC #16113	12-15-79	K.C.
4438	E	ADDED HARDWARE LIST	1-14-81	K.C.

QTY REQD	CODE IDENT	PART OR IDENTIFYING NO.	NOMENCLATURE OR DESCRIPTION	STD P/N
C1, 2	2200/35	CAPACITOR	ALUM ELECT	102-10100
C3				
C5, 7	100/35			101-10110
C8	16000/15			102-10096
C10	220-16			101-10107
C11	1/50		ALUM ELECT	101-10111
C4	.001/100		MYLAR	104-10093
C6	.003-100			104-10092
C9	.01/100	CAPACITOR	MYLAR	104-10095
CRI, 2, 3, 4, 6, 8, 9	AE1C	DIODE	1A 200V	111-10251
CR10, 11	MR750	1	22A 50V	111-10256
CR12	IN752A	1	ZENER	112-10006
CR13	AF3B	DIODE	3A 100V	111-10252
SCR1	SO508LS3	SCR	50V 8A	160-10013
Q1, 3	2N2907A	TRANSISTOR		172-10248
Q2, 4	12500-3			171-10261
Q6	12505-2			171-10262
Q5	2N6551	TRANSISTOR		172-10249
U1, 2, 3	Ua723	I C VOLTAGE REGULATOR		130-10287
R1	1.6K	RESISTOR	1/2W 5% CF	151-10370
R2, 5, 7, 8, 20, 36	330 Ω			151-10353
R4	750 Ω			151-10362
R6, 9, 10	4.7K			151-10381
R17, 12	150 Ω			151-10345
R24	47 Ω			151-10333
R21	1.5 Ω			151-10302
R26	2.7 Ω			151-10305
R27	22 Ω			151-10325
R28	2.2K			151-10373
R25	470 Ω			151-10357
R30	3.9K			151-10379
R35	82 Ω		1/2W 5% CF	151-10339
R13, 18	1.2K		1/2W 2% MF	152-10507
R32, 31	2.4K			152-10514
R34	2K		1/2W 2% MF	152-10512
R3, 22	.55 Ω		2W 10% BWH	158-10082
R11, 16, 33, 29	2K	RESISTOR	POTENTIOMETER	154-20020
J1	1-380991-0	CONNECTOR	AMP	901-10823
T1	16116	TRANSFORMER		082-16116
P C B	16117	PRINTED CIRCUIT BOARD		505-16117
CHASSIS	16114	CHASSIS		412-16114

POWER-ONE, INC.
CAMARILLO, CALIF. 93010 (805)48


SCHEMATIC

TOLERANCE XX = .030 XXX = .010	CONTRACT NO.		POWER-ONE, INC. CAMARILLO, CALIF. 93010 (805)484-2806		
	APPROVALS	DATE	TITLE		
MATERIAL	DRAWN <i>L. FCORMAN</i>	2-12-79	SCHEMATIC		
	CHECKED <i>11/13/79</i>	2-14			
	ENG. APP. <i>11/13/79</i>	2-14			
	APPROVED				
FINISH			SIZE	CODE IDENT NO.	DRAWING NO.
			D	54407	16113
DO NOT SCALE DRAWING		SCALE			SHEET / OF /

Tablet Controller Board


Sheet No.


Block Diagram	
CPU	1
CPU Clock	1
Buffers	1
I/O Device Decoding	2
PROMs	2
PIO	2
CTC	2
Tablet and Puck Switch Inputs	3
Memory Decoding	3
Output Latches	3
RAM	4
ICU, Correction Switch Inputs	5
VGU Interface	6
VMB Connector	6
Stylus Tracking Logic	7
Surface Grid Wire Select	8
Surface Grid Wire Group	
Select	9
Parallel Output	10
Signal Glossary	






SIGNALS FROM VMB ARE IN ITALICS

Tablet Controller Board Simplified Block Diagram







-129
PWR CONN. MEMORY DECODING LOGIC.
PUCK SWITCH TABLET CONTROL SWITCH INPUTS.
INDICATOR,PUCK,FUNCTION PAD LED OUTPUT LATCHES

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERTVISION CORPORATION AND IS NOT TO BE USED OR REPRO- DUCED WITHOUT PERMISSION OF COMPUTERTVISION CORPORATION			TELETYPE NUMBER 10-101 10-102 10-103 10-104 10-105 FRACTIONAL--1045 ANALOG--100				
MATERIAL			DRAWING NUMBER 10-70	SEE SHEET 1			
				ONE	REVISION DESCRIPTION	ONE	APP'D
PRIMES			ONE	TITLE T.C.B. SCHEMATIC			
			ONE	PERIOD	ONE	PERIOD	ONE
SEE SHEET 1			INFO	NAME	DSN NO.	DS23E117	
PART NUMBER			SIGNATURE	DATE			
NEXT ASSEMBLY			INITIALS	DATE	WHT	SHT 3 OF 9 SHTS	
QTY							
COMPUTERTVISION CORP.							
ONE EAGLESTON ROAD, SUITE 100 BEDFORD, MASS. 01730							

8


4

1



1

1

① A0/H-A13/H



4AO-4A6, CAS/N, WR/L, AND RAS/



16K RAM

DS23E11

8

7

6



5

4


3

2

1




LDB0/H-LDB7/H



① A1B/H
② CORSEL/L

J4-IMAGE CONTROL UNIT



① A1B/H
② FPSEL/L







IMAGE CONTROL UNIT INPUTS
X AND Y CORRECTION SWITCH INPUTS

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRO- DUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		SEE SHEET 1	
REF. NO.	DS23E117	REV. NO.	
DATE	10-70	REVISION DESCRIPTION	
INSTRUMENT		APP'D DATE	
TEST			
POWER			
		SEE SHEET 1	
		PART NUMBER	
		NEXT ASSEMBLY	
		QTY	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB	
		DATE	
		INSTRUMENT	
		TEST	
		POWER	
		PCB</	








SURFACE WIRE SELECT

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		T.D. DRAWINGS		T.D. DRAWINGS	
GENERAL		GENERAL		GENERAL	
1	2	3	4	5	6
7	8	9	10	11	12
13	14	15	16	17	18
19	20	21	22	23	24
25	26	27	28	29	30
31	32	33	34	35	36
37	38	39	40	41	42
43	44	45	46	47	48
49	50	51	52	53	54
55	56	57	58	59	60
61	62	63	64	65	66
67	68	69	70	71	72
73	74	75	76	77	78
79	80	81	82	83	84
85	86	87	88	89	90
91	92	93	94	95	96
97	98	99	100	101	102
103	104	105	106	107	108
109	110	111	112	113	114
115	116	117	118	119	120
121	122	123	124	125	126
127	128	129	130	131	132
133	134	135	136	137	138
139	140	141	142	143	144
145	146	147	148	149	150
151	152	153	154	155	156
157	158	159	160	161	162
163	164	165	166	167	168
169	170	171	172	173	174
175	176	177	178	179	180
181	182	183	184	185	186
187	188	189	190	191	192
193	194	195	196	197	198
199	200	201	202	203	204
205	206	207	208	209	210
211	212	213	214	215	216
217	218	219	220	221	222
223	224	225	226	227	228
229	230	231	232	233	234
235	236	237	238	239	240
241	242	243	244	245	246
247	248	249	250	251	252
253	254	255	256	257	258
259	260	261	262	263	264
265	266	267	268	269	270
271	272	273	274	275	276
277	278	279	280	281	282
283	284	285	286	287	288
289	290	291	292	293	294
295	296	297	298	299	300
301	302	303	304	305	306
307	308	309	310	311	312
313	314	315	316	317	318
319	320	321	322	323	324
325	326	327	328	329	330
331	332	333	334	335	336
337	338	339	340	341	342
343	344	345	346	347	348
349	350	351	352	353	354
355	356	357	358	359	360
361	362	363	364	365	366
367	368	369	370	371	372
373	374	375	376	377	378
379	380	381	382	383	384
385	386	387	388	389	390
391	392	393	394	395	396
397	398	399	400	401	402
403	404	405	406	407	408
409	410	411	412	413	414
415	416	417	418	419	420
421	422	423	424	425	426
427	428	429	430	431	432
433	434	435	436	437	438
439	440	441	442	443	444
445	446	447	448	449	450
451	452	453	454	455	456
457	458	459	460	461	462
463	464	465	466	467	468
469	470	471	472	473	474
475	476	477	478	479	480
481	482	483	484	485	486
487	488	489	490	491	492
493	494	495	496	497	498
499	500	501	502	503	504
505	506	507	508	509	510
511	512	513	514	515	516
517	518	519	520	521	522
523	524	525	526	527	528
529	530	531	532	533	534
535	536	537	538	539	540
541	542	543	544	545	546
547	548	549	550	551	552
553	554	555	556	557	558
559	560	561	562	563	564
565	566	567	568	569	570
571	572	573	574	575	576
577	578	579	580	581	582
583	584	585	586	587	588
589	590	591	592	593	594
595	596	597	598	599	600
601	602	603	604	605	606
607	608	609	610	611	612
613	614	615	616	617	618
619	620	621	622	623	624
625	626	627	628	629	630
631	632	633	634	635	636
637	638	639	640	641	642
643	644	645	646	647	648
649	650	651	652	653	654
655	656	657	658	659	660
661	662	663	664	665	666
667	668	669	670	671	672
673	674	675	676	677	678
679	680	681	682	683	684
685	686	687	688	689	690
691	692	693	694	695	696
697	698	699	700	701	702
703	704	705	706	707	708
709	710	711	712	713	714
715	716	717	718	719	720
721	722	723	724	725	726
727	728	729	730	731	732
733	734	735	736	737	738
739	740	741	742	743	744
745	746	747	748	749	750
751	752	753	754	755	756
757	758	759	760	761	762
763	764	765	766	767	768
769	770	771	772	773	774
775	776	777	778	779	780
781	782	783	784	785	786
787	788	789	790	791	792
793	794	795	796	797	798
799	800	801	802	803	804



SURFACE GROUP SELECT

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTEVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTEVISION CORPORATION		TELETYPE	
REVISION	REV. A	DS-1	
DATE	10-10-86	DS-2	
ORIGINAL	10-10-86	DS-3	
FRACTIONAL	10-10-86	DS-4	
AMENDMENT	10-10-86	DS-5	
REVISION	REV. B	DS-6	
DATE	10-10-86	DS-7	
ORIGINAL	10-10-86	DS-8	
FRACTIONAL	10-10-86	DS-9	
AMENDMENT	10-10-86	DS-10	
REVISION	REV. C	DS-11	
DATE	10-10-86	DS-12	
ORIGINAL	10-10-86	DS-13	
FRACTIONAL	10-10-86	DS-14	
AMENDMENT	10-10-86	DS-15	
REVISION	REV. D	DS-16	
DATE	10-10-86	DS-17	
ORIGINAL	10-10-86	DS-18	
FRACTIONAL	10-10-86	DS-19	
AMENDMENT	10-10-86	DS-20	
REVISION	REV. E	DS-21	
DATE	10-10-86	DS-22	
ORIGINAL	10-10-86	DS-23	
FRACTIONAL	10-10-86	DS-24	
AMENDMENT	10-10-86	DS-25	
REVISION	REV. F	DS-26	
DATE	10-10-86	DS-27	
ORIGINAL	10-10-86	DS-28	
FRACTIONAL	10-10-86	DS-29	
AMENDMENT	10-10-86	DS-30	
REVISION	REV. G	DS-31	
DATE	10-10-86	DS-32	
ORIGINAL	10-10-86	DS-33	
FRACTIONAL	10-10-86	DS-34	
AMENDMENT	10-10-86	DS-35	
REVISION	REV. H	DS-36	
DATE	10-10-86	DS-37	
ORIGINAL	10-10-86	DS-38	
FRACTIONAL	10-10-86	DS-39	
AMENDMENT	10-10-86	DS-40	
REVISION	REV. I	DS-41	
DATE	10-10-86	DS-42	
ORIGINAL	10-10-86	DS-43	
FRACTIONAL	10-10-86	DS-44	
AMENDMENT	10-10-86	DS-45	
REVISION	REV. J	DS-46	
DATE	10-10-86	DS-47	
ORIGINAL	10-10-86	DS-48	
FRACTIONAL	10-10-86	DS-49	
AMENDMENT	10-10-86	DS-50	
REVISION	REV. K	DS-51	
DATE	10-10-86	DS-52	
ORIGINAL	10-10-86	DS-53	
FRACTIONAL	10-10-86	DS-54	
AMENDMENT	10-10-86	DS-55	
REVISION	REV. L	DS-56	
DATE	10-10-86	DS-57	
ORIGINAL	10-10-86	DS-58	
FRACTIONAL	10-10-86	DS-59	
AMENDMENT	10-10-86	DS-60	
REVISION	REV. M	DS-61	
DATE	10-10-86	DS-62	
ORIGINAL	10-10-86	DS-63	
FRACTIONAL	10-10-86	DS-64	
AMENDMENT	10-10-86	DS-65	
REVISION	REV. N	DS-66	
DATE	10-10-86	DS-67	
ORIGINAL	10-10-86	DS-68	
FRACTIONAL	10-10-86	DS-69	
AMENDMENT	10-10-86	DS-70	
REVISION	REV. O	DS-71	
DATE	10-10-86	DS-72	
ORIGINAL	10-10-86	DS-73	
FRACTIONAL	10-10-86	DS-74	
AMENDMENT	10-10-86	DS-75	
REVISION	REV. P	DS-76	
DATE	10-10-86	DS-77	
ORIGINAL	10-10-86	DS-78	
FRACTIONAL	10-10-86	DS-79	
AMENDMENT	10-10-86	DS-80	
REVISION	REV. Q	DS-81	
DATE	10-10-86	DS-82	
ORIGINAL	10-10-86	DS-83	
FRACTIONAL	10-10-86	DS-84	
AMENDMENT	10-10-86	DS-85	
REVISION	REV. R	DS-86	
DATE	10-10-86	DS-87	
ORIGINAL	10-10-86	DS-88	
FRACTIONAL	10-10-86	DS-89	
AMENDMENT	10-10-86	DS-90	
REVISION	REV. S	DS-91	
DATE	10-10-86	DS-92	
ORIGINAL	10-10-86	DS-93	
FRACTIONAL	10-10-86	DS-94	
AMENDMENT	10-10-86	DS-95	
REVISION	REV. T	DS-96	
DATE	10-10-86	DS-97	
ORIGINAL	10-10-86	DS-98	
FRACTIONAL	10-10-86	DS-99	
AMENDMENT	10-10-86	DS-100	
REVISION	REV. U	DS-101	
DATE	10-10-86	DS-102	
ORIGINAL	10-10-86	DS-103	
FRACTIONAL	10-10-86	DS-104	
AMENDMENT	10-10-86	DS-105	
REVISION	REV. V	DS-106	
DATE	10-10-86	DS-107	
ORIGINAL	10-10-86	DS-108	
FRACTIONAL	10-10-86	DS-109	
AMENDMENT	10-10-86	DS-110	
REVISION	REV. W	DS-111	
DATE	10-10-86	DS-112	
ORIGINAL	10-10-86	DS-113	
FRACTIONAL	10-10-86	DS-114	
AMENDMENT	10-10-86	DS-115	
REVISION	REV. X	DS-116	
DATE	10-10-86	DS-117	
ORIGINAL	10-10-86	DS-118	
FRACTIONAL	10-10-86	DS-119	
AMENDMENT	10-10-86	DS-120	
REVISION	REV. Y	DS-121	
DATE	10-10-86	DS-122	
ORIGINAL	10-10-86	DS-123	
FRACTIONAL	10-10-86	DS-124	
AMENDMENT	10-10-86	DS-125	
REVISION	REV. Z	DS-126	
DATE	10-10-86	DS-127	
ORIGINAL	10-10-86	DS-128	
FRACTIONAL	10-10-86	DS-129	
AMENDMENT	10-10-86	DS-130	
REVISION	REV. AA	DS-131	
DATE	10-10-86	DS-132	
ORIGINAL	10-10-86	DS-133	
FRACTIONAL	10-10-86	DS-134	
AMENDMENT	10-10-86	DS-135	
REVISION	REV. BB	DS-136	
DATE	10-10-86	DS-137	
ORIGINAL	10-10-86	DS-138	
FRACTIONAL	10-10-86	DS-139	
AMENDMENT	10-10-86	DS-140	
REVISION	REV. CC	DS-141	
DATE	10-10-86	DS-142	
ORIGINAL	10-10-86	DS-143	
FRACTIONAL	10-10-86	DS-144	
AMENDMENT	10-10-86	DS-145	
REVISION	REV. DD	DS-146	
DATE	10-10-86	DS-147	
ORIGINAL	10-10-86	DS-148	
FRACTIONAL	10-10-86	DS-149	
AMENDMENT	10-10-86	DS-150	
REVISION	REV. EE	DS-151	
DATE	10-10-86	DS-152	
ORIGINAL	10-10-86	DS-153	
FRACTIONAL	10-10-86	DS-154	
AMENDMENT	10-10-86	DS-155	
REVISION	REV. FF	DS-156	
DATE	10-10-86	DS-157	
ORIGINAL	10-10-86	DS-158	
FRACTIONAL	10-10-86	DS-159	
AMENDMENT	10-10-86	DS-160	
REVISION	REV. GG	DS-161	
DATE	10-10-86	DS-162	
ORIGINAL	10-10-86	DS-163	
FRACTIONAL	10-10-86	DS-164	
AMENDMENT	10-10-86	DS-165	
REVISION	REV. HH	DS-166	
DATE	10-10-86	DS-167	
ORIGINAL	10-10-86	DS-168	
FRACTIONAL	10-10-86	DS-169	
AMENDMENT	10-10-86	DS-170	
REVISION	REV. II	DS-171	
DATE	10-10-86	DS-172	
ORIGINAL	10-10-86	DS-173	
FRACTIONAL	10-10-86	DS-174	
AMENDMENT	10-10-86	DS-175	
REVISION	REV. JJ	DS-176	
DATE	10-10-86	DS-177	
ORIGINAL	10-10-86	DS-178	
FRACTIONAL	10-10-86	DS-179	
AMENDMENT	10-10-86	DS-180	
REVISION	REV. KK	DS-181	
DATE	10-10-86	DS-182	
ORIGINAL	10-10-86	DS-183	
FRACTIONAL	10-10-86	DS-184	
AMENDMENT	10-10-86	DS-185	
REVISION	REV. LL	DS-186	
DATE	10-10-86	DS-187	
ORIGINAL	10-10-86	DS-188	
FRACTIONAL	10-10-86	DS-189	
AMENDMENT	10-10-86	DS-190	
REVISION	REV. MM	DS-191	
DATE	10-10-86	DS-192	
ORIGINAL	10-10-86	DS-193	
FRACTIONAL	10-10-86	DS-194	
AMENDMENT	10-10-86	DS-195	

TCB SIGNAL GLOSSARY

ADB0:ADB9	Analog-to-digital bits — carries analog-to-digital converter data to low data bus.	CAS/N	Column address strobe — from gated RAMSEL and MREQ signals (+ 30ns delay) to strobe column address from memory address multiplexer into RAM.
ADCLK/P	Analog-to-digital clock — from Z80-CTC; derived from system clock (CLK/P) to clock successive approximation register (approximately 1.25 MHz).	CC/L	Conversion complete — from successive approximation register to LDB6 to indicate that the analog-to-digital conversion is complete.
ADST/N	Analog-to-digital start — start pulse for analog-to-digital converter; conversion begins after rising edge.	CLK/P	Clock — from crystal oscillator to CPU and PIO to synchronize internal operations (frequency is 2.4576).
ADHSEL/L	Analog-to-digital converter high byte select — from I/O decoder to enable the high byte of the analog-to-digital converter onto the low data bus.	CLK1/P	Clock 1 — pulse from TCB clock CLK/P to VMB connector J7 to synchronize DMA operation.
ADLSEL/L	Analog-to-digital converter low byte select — from I/O decoder enabling analog-to-digital converter to send the pen location information (low byte of analog-to-digital converter) onto the low data bus to the CPU.	CLK2/P	Clock 2 — pulse from TCB clock to synchronize CTC and surface scan samples.
A0:A15/H	Address 0:15 — address bus from CPU that is used for addressing. 0:15 are used for addressing the RAM; 0:10 for addressing the ROM; 11 and 12 for selecting the ROM; and 0:7 for addressing I/O devices.	CONTINUE	Continue — from pseudo-control panel to continue CPU operation at point where it was interrupted by depression of HALT button.
BUSAK/L	Bus acknowledge — from TCB CPU to indicate to the requesting device that the address bus, data bus and control signals are at a high-impedance state and able to be controlled by the requesting device.	CORSEL/L	Correction switch select — from I/O decoder to enable X or Y correction DIP switch pack data onto low data bus.
BUSOFF/L	Bus off — forces address bus, data bus, and control signals to a high-impedance state so that an external device can take control of them. Used by the VMB direct memory access circuitry to grab bytes from the TCB RAM.	CTCSEL/L	Counter timer circuit select — from I/O decoder to enable CTC to accept or output data on low data bus.
BUSRQ/L	Bus request — from device to CPU to request that the address bus, data bus and control signals go to a high-impedance state so that the device can control them.	DIAG/L	Diagnostic mode — from pseudo-control panel to select ROM 4 (diagnostic mode) instead of ROM 1 at addresses 0 though 7FF (hex).
BUSY/L	Busy — from CPU (HDB2) to indicate that coordinate data at the parallel output latches is not ready.	DIALED/L	Diagnostic LED — from diagnostic flip-flop (affected by RESET, DIASEL or DIAG) to indicate that the TCB is in diagnostic mode.
		DIASEL/L	Select diagnostic versus system ROM — from I/O decoder to clock bit 0 of high data bus into flip-flop 2K to select either system ROM (HDB0 = H) or diagnostic ROM (HDB0 = L).
		DMAON/H	Direct memory access on — from VMB to indicate that the VMB is performing direct memory access operation to display text. CPU performs puck-trading measurements only when DMAON is low.

DR/N	Data ready — from CPU (HDB0) to parallel output port to indicate that coordinate data is ready at the coordinate output latches.	INDSEL/L	Indicator light select — from I/O decoder to enable HDB0:7 to be displayed on LEDs by latch 9C.
DSR/L	Data set ready — PCI status register bit indicating to the CPU that the VGU is busy (H) or done (L).	INH/N	Inhibit — input to parallel output port.
DTR/L	Data terminal ready — output from PCI used to indicate that the TCB is ready to receive VGU data. DTR turns off IAMBUSY when high.	INIT/N	Initialize — from CPU (HDB1) to provide an initialize signal at the parallel output port.
EXTCLR/N	External clear — input to parallel output port.	INT/L	Interrupt request — from I/O devices to indicate to the CPU that the device needs service.
FLAG1:FLAG3/H	FLAG (1:3) — control information from CPU (HDB <5:7>) to the parallel output port.	IORQ/L	Input/output request — from CPU to indicate that the low order byte of the address bus (A <0:4>) holds a valid I/O address for an I/O read or write operation. Also indicates that an interrupt response vector can be placed on the data bus when an interrupt is being acknowledged (with M1).
FPB1:FPB8/L	Function pad buttons — from function pad (ICU) to carry function pad button data onto low data bus when selected by FPSEL.	IPLERR/H	Current pulse error — indicates to CPU that a current ramp has been commanded but did not occur. Set high by RSTINT at start of a wire sample. Set low by presence of surface current at falling edge of STRAMP.
FPD1:FPD4/L	Function pad diodes — from CPU over high data bus to function pad (ICU) LEDs via latch 9D.	IPLOFF/H	Current pulse off — from the IPLOFF flip-flop 10L (clocked set by the IPLOFF comparator 10N when it senses that current has been on for more than 20 μ sec) to disable the group select decoder 2L, shutting off current to the surface. Also sends a reset pulse to the CPU.
FPMUX0:FPMUX7/L	Function pad multiplexer — from function pad (ICU) to carry function pad switch data onto low data bus when selected by FPSEL.	IPLOFF/H	Current pulse off — from the IPLOFF flip-flop 10L (clocked set by the IPLOFF comparator 10N when it senses that current has been on for more than 20 μ sec) to disable the group select decoder 2L, shutting off current to the surface. Also sends a reset pulse to the CPU.
FPSEL/L	Function pad select — from I/O decoder to enable function pad (ICU) data onto low data bus to CPU.	IPULS/A	Current pulse select — from current ramp generator to transistor switches. This is the wire pulse to the surface PC board.
GROUP0:GROUP3/H	Group <0:3> — from CPU (HDB<4:7>) via latch 5L to select one of the 16 groups of surface wires on the tablet.	KBDRDY/H	Keyboard ready — from PIO to indicate that the A port is empty and ready to receive data.
HALT/L	Halt — from pseudo-control panel to interrupt CPU.	KBDSTB/N	Keyboard strobe — from keyboard to load data on keyboard bus (KBD 0:7) into PIO A port.
HDBOFF/L	High data bus off — impedes data flow from CPU onto high data bus.	KBD0:KBD7/H	Keyboard bus <0:7> — unidirectional tristate bus that is the data from keyboard to PIO.
HDB0:HDB7/H	High data bus <0:7> — unidirectional tristate bus connecting the CPU with the indicator light and LED latches, sample control latch, wire select latch, and parallel output circuit.	LKB0:LDB7/H	Low data bus — bidirectional, tristate bus connecting the CPU with its memories and peripherals.
IAMBUSY/L	I am busy — busy signal sent by TCB to VGU to inhibit data transfer from VGU to TCB.		


LEDSEL/L	LED select — from I/O decoder to enable HDB0:7 to be displayed on the function pad (ICU) and stylus.	PUKSIG/A	Puck signal — from stylus, used to calculate digitize position.
M1/L	Machine cycle 1 — from CPU to indicate that the current machine cycle is the operation code fetch cycle of an instruction execution. Also occurs with IORQ to indicate an interrupt acknowledge cycle. Used as a synchronization pulse to control certain CTC and PIO operations. Also used by DMA logic on VMB.	PUKS1:PUKS5/L	Puck switches <1:5> — from stylus switches to CPU to indicate stylus switch positions.
MREQ/L	Memory request — indicates that the address bus holds a valid address for a memory read or write operation. Generated by the CPU and by the DMA logic on the VMB.	RAMSEL/L	RAM select — from memory decoder (produced by A14/H and A15/H both high, or RFSH); gated with MREQ to produce the row address strobe (RAS) to the RAM.
NMI/L	Non-maskable interrupt — causes CPU to go to location 006616 for NMI service routine.	RANGE/H	Range — control information from the CPU (HDB0) to the parallel output port.
PCICLK/P	Programmable communications interface clock — clocks the PCI receiver, transmitter and busy flip-flop. Generated by channel 1 of the CTC (approximately 76.8 kHz).	RAS/N	Row address strobe — from gated RAMSEL and MREQ signals to strobe row address from memory address multiplexer into RAM.
PCISEL/L	Programmable communications select — from I/O decoder to enable the PCI. Indicates that data lines to PCI are valid for write operation, or enables PCI to put status or data onto the LDB for a read operation.	RDVDDAT/H	Receiver data — serial data input to PCI receiver register from VGU.
PDSSEL/L	Puck and DIP switch select — from I/O decoder to enable LDB 0:7 to carry DIP switch contents (location 8A) to CPU.	RD/L	Read — enables data strobed out of RAM onto low data bus (<0:7>). Transfers data from PIO, CTC and PCI to CPU (with other signals) via the low data bus. Clocks parallel output data onto low data bus (7,0:2) to CPU. Activated by CPU and by VMB DMA logic.
PIOSEL/L	Parallel input/output controller select — from I/O decoder to enable PIO to accept data bus contents or to output onto the data bus (LDB).	RESET/L	Reset — from psuedo-control panel or signal (IPLOFF) to reset the CPU, CTC, PCI and ROM-select flip-flop. Forces the PC in the CPU to zero and initializes the CPU. CPU address and data busses are forced to a high-impedance state, control signals are inactive, and refresh does not occur during reset time.
PROX/L	Proximity — control information from CPU (HDB1) to parallel output port.	RFSH/L	Refresh — indicates that the lower 7 bits of the address bus contain a refresh address (originates at the CPU).
PTRRDY/L	Printer ready — from PIO to indicate that B-port register is full and ready to output data.	RMTGR/N	Remote trigger — external control signal to the parallel output port, transferred to the CPU via LDB 7.
PRTSTB/N	Printer strobe — to PIO from printer to acknowledge that data has been accepted by the printer.	ROMOFF/L	ROM off — from expansion port (VMB) to disable ROMs when an external program is being used (usually inactive).
PTR0:PTR7/H	Printer <0:7> — unidirectional buffered bus that transfers data from the PIO B port to the printer.	ROM1SL:ROM4SL/L	ROM 1:4 select — from ROM address decoder to enable ROM specified by A <11:12>.
PUKD1,PUKD2, PUKD4/L	Puck indicator LEDs — from CPU (HDB) to stylus LEDs, to turn on and off the LEDs.	RSTINT/L	Reset integrator — controls the FET which resets the integrate and hold circuit to zero volts.
		RTS/L	Request to send — from PCI to force IAMBUSY active to the VGU (controlled by TCB CPU).

RXRDY/L	Receiver ready — indicates that PCI receiver holding register has data for CPU. Goes inactive when data is read.	XCOR0:XCOR7	X axis correction <0:7> — from X axis DIP switches onto the low data bus to provide correction factors for coordinate determination routines.
SAMP/L	Sample — controls the integrate and hold input gate. A low closes the switch to allow integration to occur; a high opens the switch to cause the integrate and hold op amp to hold its current value until RSTINT or STSAMP occurs.	XOVFL/H	X overflow — control bit from CPU (HDB3) to parallel output port.
SCSEL/L	Sample control latch select — from I/O decoder to clock into sample control latch data for addressing and sampling wires.	YCOR0:YCOR7	Y axis correction <0:7> — from Y axis DIP switches onto low data bus to provide correction factors for coordinate determination routines.
STOP/L	Stop — from VMB to hold clock CLK/P low (used by VMB DMA circuitry).	YOVFL/H	Y overflow — control information from CPU (HDB4) to parallel output port.
STRAMP/H	Start ramp — controls current ramp. A high causes the current pulse to occur; a low resets the current ramp generator.	ZAXIS/L	Z axis — control from CPU (HDB2) to parallel output port.
TRDATA	Transmitter data — serial data from PCI transmitter to VGU.	04SEL/L	Select address 4 — enables lower byte of the X coordinate of the stylus (HDB<0:7>) at the parallel output port.
URBUSY	You are busy — busy signals sent by VGU to TCB to synchronize data transfer, and so that data is sent to VGU only when VGU is ready.	05SEL/L	Select address 5 — from I/O decoder to enable high-order byte of X coordinate at the parallel output port.
WAIT/L	Wait — a synchronization signal that indicates to the CPU that the addressed memory or I/O device is not ready for data transfer (normally inactive).	06SEL/L	Select address 6 — from I/O decoder to enable the low-order byte of the Y coordinate of the stylus at the parallel output port.
WIRSEL/L	Wire select — from I/O decoder to clock into wire address latch the address of surface wire to be sampled.	07SEL/L	Select address 7 — from I/O decoder to enable the high-order byte of the Y coordinate of the stylus at the parallel output port.
WR/L	Write — clocks low data bus data from CPU into RAMs; clocks indicator and LED information on high data bus into latches; enables data from CPU on low data bus into PCI; clocks data on high data bus into sample control, wire select, and coordinate output latches.	08SEL/L	Select address 8 — from I/O decoder to enable control information at parallel output port.
XAXIS/L	X axis — from sample control latch (HDB0) to select the X axis or Y axis wire groups.	09SEL/L	Select address 9 — from I/O decoder to output DR, INIT and BUSY to the parallel output port; gated with RD to enable control information bits (HDB 7,0:2) onto low data bus from output port.


Video Mixer Board


Sheet No.


Block Diagram	
TCB Connector	1
Power Connector	1
Control Latch	1
DMA Logic	1,2,5
Counters	2,5
Text RAMs	3
Character Generation Logic	3,5
Timing Logic	4
Black Clamp	6
Text Mixer	6
Signal Glossary	





Video Mixer Board Simplified Block Diagram














SPARE GATES		
TYPE	LOCATION	QTY
74S04	5E	1
74S08	10K	2
74LS14	10D	3
74123	5L	1

VMB SIGNAL GLOSSARY

A<0:15>/H	Address — unidirectional address bus from DMA address counters to TCB RAMs.	DMAST/L	DMA start — from horizontal sync counter to set “enable I want the busses” flip-flop. DMAST synchronizes the first DMA transfer of each field in time for the beginning of the active video area.
A7/H	Address bit 7 — enable signal for control latch.	DOT/L	Dot — from parallel-to-serial converter to create text characters on the CRT.
BLUDOT/L	Blue dot — from dot gating logic to produce blue dots.	DOTCLK/NR	Dot clock — from oscillator to clock text dots out of parallel-to-serial converter.
BLUIN/AH	Blue in — video input from VGU to graphics/text mixer.	ENABUF/L	Enable buffers — from DMA logic to enable DMA address onto address bus.
BLUON/L	Blue on — from Z80 microprocessor (LDB<4>) to gate blue dots to text mixer.	EXSYNC/H	External synchronization — from oscillator logic to synchronize VMB with external signal.
BLUOUT/AH (BLUOUT/AL)	Blue out — Video output from VMB to monitor.	FOUR/L	Four lines — from Z80 microprocessor (LDB<0>). Addresses VMB ROM to indicate that only four lines of communication text are to be displayed.
BUSOFF/L	Bus off — from DMA logic to tristate the TCB address bus and control lines.	GRAPH/L	Graphics — from graphics control logic to control text mixer output.
CLAMP/H	Clamp — black clamp output that suppresses DC offset built up in coupling capacitors during a horizontal line.	GRNDOT/L	Green dot — from dot gating logic to produce green dots.
CLKAB/N	Clock A and B RAMs — produced by CLKI when MREQ is active and DMA flip-flop is set. CLKAB Resets the “I want the busses” flip-flop and produces RACLK.	GRNIN/AH (GRNIN/AL)	Green in — video input from VGU to graphics text mixer.
CLK1/P	Clock 1 — from TCB system clock to enable STOP and RD signals and produce DMA clock pulse (CLKAB and RACLK).	GRNON/L	Green on — from Z80 microprocessor (LDB<5>) to gate green dot to text mixer.
CTXOFF/L	Communication text off — from Z80 microprocessor (LDB<1>). Addresses VMB ROM to indicate that no communication text is to be displayed.	GRNOUT/AL (GRNOUT/AH)	Green out — video output from VMB to monitor.
CURSOR/H	Cursor — from text RAM (bit 7, MSB) via text latch to produce dots for text cursor.	HDBOFF/L	High data bus off — from DMA logic to tristate TCB high data bus.
CV/AL	Composite video — video signal from text mixer to sync stripper.	HLR/H	High line rate — from line rate detector to define the line rate.
DMAON/H	Direct memory access on — from VMB ROM to initiate DMA transfer. Also informs TCB that DMA is in progress.	HLR/L	High line rate — performs the same functions as HLR/H.


HOR/N	Horizontal — from sync stripper to synchronize VMB logic with the beginning of each scan line.	RAMAE0/L	RAM A output enable — from RAM output enable flip-flop to strobe data out of RAM bank A.
HOR1/P	Horizontal 1 — from sync stripper to synchronize VMB logic with the beginning of each scan line.	RAMAWE/N	RAM A write enable — from RAM bank select circuit to strobe data into RAM bank A.
HYSNC/L	Horizontal synchronization — from horizontal sync converter to synchronize VMB logic with the beginning of each scan line.	RAMB<0:7>/H	RAM B address — unidirectional address bus to text RAM bank B.
IORQ	Input/output request — from Z80 microprocessor to clock the control latch and the DMA flip-flop.	RAMBOE/L	RAM B output enable — from RAM output enable flip-flop to strobe data out of RAM bank B.
IWTB/H	I want the busses — generated by DMA logic to produce signals (HDBOFF, BUSOFF, STOP) that tristate TCB busses and stop TCB clock for DMA transfers.	RAMBWE/N	RAM B write enable — from RAM bank select circuit to strobe data into RAM bank B.
LATCH/N	Latch — from dot counter to clock text character into text latch every eight dots. LATCH also clocks the text RAM address counters, character counter and text-on flip-flop. LATCH is inverted to LOADPS/H to load the parallel-to-serial converter.	RACLK/NR	Row address clock — produced by VSYNC or CLKAB to clock the DMA address counters.
LDB<0:7>/H	Low data bus — unidirectional bus that carries text data to VMB text RAMs and control data to control latch.	RALD/L	Row address load — from DMA logic to load first communication text address into DMA address counters.
LOADPS/H	Load parallel-to-serial converter — inverse of LATCH/N; clocks text character into parallel-to-serial converter and enables CURSOR/H into text cursor logic.	RAMOFF/L	RAM off — from character count logic to disable text RAM address counters; K input to text-on flip-flop.
LRCLK/L	Load RAM clock — produced by DMA logic (CLKAB) to clock text RAM address counters for DMA transfers.	RD/L	Red — from DMA logic to enable TCB RAM data onto low data bus.
MIORQ/L	Memory or input/output request — produced when either MREQ or IORQ from the TCB are active. Clocks "I want the busses" flip-flop to begin DMA transfer.	REDDOT/H	Red dot — from dot gating logic to produce red text dots.
MREQ/L	Memory request — from TCB to indicate a memory cycle is in progress. Clocks DMA and "I want the busses" flip-flop. Also produced by VMB to enable DMA clock pulse (CLKAB).	REDIN/AH (REDIN/AL)	Red in — video input from VGU to graphics text mixer.
M1/L	Machine cycle 1 — from Z80 microprocessor to indicate that an op code fetch cycle is in progress. Disables control latch and prevents DMA cycles.	REDON/L	Red on — from Z80 microprocessor (LDB<3>) to gate red dot to text mixer.
RAMA<0:7>/H	RAM A address — unidirectional address bus to text RAM bank A.	REDOUT/AH (REDOUT/AL)	Red out — video output from VMB to monitor.
		RESET/L	Reset — from Z80 microprocessor to reset DMA flip-flop.
		ROWAD<0:3>/H	Row address — from horizontal sync counter to specify the row of dots in each text character that are to be displayed.
		STOP/L	Stop — from DMA logic to enable DMA cycle stealing by stopping TCB clock.

STXOFF/L	Status text off — from Z80 microprocessor (LDB<2>). Addresses VMB ROM to indicate that no status text is to be displayed.
TXTLIN/L	Text line — from the horizontal sync counter to indicate the beginning of a new text line (every 13 scan lines).
TXTOFF/L	Text off — from VMB ROM to turn off text as directed by Z80 microprocessor.
UFLOW/L	Underflow — from DMA address counters to indicate that last status text character has been transferred.
VSYNC	Vertical synchronization — from sync stripper to synchronize VMB logic with the beginning of each video field.
1.25 MHz/P	1.25 megahertz — from oscillator logic onto lock horizontal sync converter and internal sync generator.
15 MHz/P	15 megahertz — 15 megahertz clock pulse from oscillator logic for low line rate.
30 MHz/N	30 megahertz — 30 megahertz clock pulse from oscillator; divided to produce 15 megahertz pulse.
30 MHz/P	30 megahertz — 30 megahertz clock pulse that regulates VMB functions.
80CT/L	80 count — from the text RAM address counters to indicate that the 80th DMA transfer (one full text line) is complete.

Tablet Surface Grid Board

Sheet No.

Y Position Wires	1
X Position wires	2



WIRES TO DETERMINE Y POSITION

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERTVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERTVISION CORPORATION

TOLERANCES	
DECIMAL	
XX	±0.01
XX	±0.02
XXXX	±0.0010
FRACTIONAL	
ANGULAR	
MATERIAL	
FINISH	
DRAWN BY: R. E. ECKER	
TITLE: TABLET SURFACE SCHEMATIC DIAGRAM	
DWG. NO. DS23E112	

REVISION DESCRIPTION: 7-12-74

CHK APP'D DATE: 7-12-74

PART NUMBER: DA23E110 1

NEXT ASSEMBLY: GTY: 1

PROJ. NO.: 7-12-74

WIRE NO.: 7-12-74

SIGNATURE DATE: 7-12-74


REMOVED ALL BLURRS AND SHARP EDGES

UNIT WT: 7-12-74

DWG. NO. DS23E112

SHT 1 OF 2 SHTS

WIRE-0-15




WIRES TO DETERMINE X POSITION

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERVISION CORPORATION		WIRES TO DETERMINE X POSITION	
MATERIAL		TOLERANCES	
		DECIMAL	
FINISH		XX ->.01	
		XXX ->.001	
		FRACTIONAL ->.1/64	
		ANGULAR ->.3°	
		DRW 8 HOBBS 7-6	SEE SHT 1
		CHK	SYM
			REVISION DESCRIPTION
			CHK APP DATE
		TITLE TABLET SURFACE SCHEMATIC DIAGRAM	
	DA23E110 1	PROJ	PROJ
	PART NUMBER	NET ASSEMBLY	NET ASSEMBLY
COMPUTERVISION CORP.		GT#	GT#
202 BURLINGTON ROAD		ROUTE 92	ROUTE 92
BEDFORD, MASS. 01730			
		REMOVE ALL BURRS	SCALE
		AND SHARP EDGES	DWG NO
		WT.	DS23E112
		SHT	2 OF 2
		SHTS	


Image Control Unit*

*Formerly called the Function Pad



Pen

LM318 PIN NOS.




AMPLIFIER BOARD

SWITCH BOARD

STANOFF
JUMPERS
BETWEEN
BOARDS

CS20E2236




NOTES:

1. PEND4 & PENS3 NOT USED ON "A" VERSION CVD,


THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTEVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTEVISION CORPORATION.		
MATERIAL:	A20R3004	TOLERANCES
	L20X3007	DECIMAL XX $\pm .01$ XXX $\pm .001$ FRACTIONAL: $\pm 1/64$ ANGULAR: $\pm 10'$
FINISH:	DRN T. Ribbed	B ECO #2425 A REL ECO 2340 DR 3-77
	CA20E2235	SYM
PART NUMBER	CA20E2240	REVISION DESCRIPTION APP DATE
	REF	PROJ. 1000
COMPUTEVISION CORP. 201 BURLINGTON RD. (RT. 62) BEDFORD, MASS. 01730		
SCALE NONE DWS NO. CS20E2236		
REMOVE ALL BURRS AND SHARP EDGES UNIT WT.		
SIGNATURE DATE SHEET 1 OF 1 SHEETS		

Puck



CS20E2068


E





4
5
6
3 KEY

THIS DRAWING CONTAINS INFORMATION PROPRIETARY TO COMPUTERTVISION CORPORATION AND IS NOT TO BE USED OR REPRODUCED WITHOUT PERMISSION OF COMPUTERTVISION CORPORATION.		
MATERIAL:	TOLERANCES	
	DECIMAL	D ECO *2270
	.XX ± .01	C ECO *2156
	.XXX ± .005	B RELEASE ECO 2065 PRO 1/3/74
	.XXXX ± .0010	E PER ECO *2837 1/2 JUN 9/74
	FRACTIONAL ± 1/16	SYM REVISION DESCRIPTION APPD DATE
	ANGULAR ± 1°00'	TITLE SCHEMATIC DIAGRAM
FINISH:	PUCK	
	L20X3007	PROJ. B. MANSILL 1/16
	L20X2007	ENGR R. GOULST 1/16
	CA20E2065	MFG
PART NUMBER	NEXT ASSEMBLY	SIGNATURE DATE
COMPUTERTVISION CORP. 201 BURLINGTON RD. (RT. 62) BEDFORD, MASS. 01730		
REMOVE ALL BURRS AND SHARP EDGES		
SCALE NONE DWG. NO. CS20E2068		
UNIT WT. ✓ SHEET 1 OF 1 SHEETS		

Video Pattern Generator







REMARKS FORM

Your comments and suggestions will help us in our continuous effort to improve the quality and usefulness of our publications. All comments and suggestions become the property of Computervision.

TITLE: _____

Order No.: _____

TECHNICAL or EDITORIAL ERRORS (include page number):

SUGGESTIONS FOR IMPROVEMENT:

FROM:
(Please print)

NAME: _____ **DATE** _____

TITLE: _____

COMPANY NAME _____

ADDRESS _____

CITY _____ **STATE** _____ **ZIP** _____

(

)

(

(

(

(

(

(

(

Table of Contents

Tablet Power Supply

Keltron:

VC923-001 (1 sheet)
VC923-S01 (1 sheet)

Power-One, Inc:

16113 (1 sheet)

Power Supplies, Incorporated:

PSI 1170A (1 sheet)

Tablet Controller Board (Revision P)

DS23E117 (10 sheets)

Video Mixer Board (Revision T)

DS23E137 (8 sheets)

Surface Grid Board (Revision A)

DS23E112 (2 sheets)

Image Control Unit (Revision B)

CS23E512 (1 sheet)

Pen (Revision B)

CS20E2236 (1 sheet)

Puck (Revision E)

CS20E2068 (1 sheet)

Video Pattern Generator (Revision C)

BS23E717 (3 sheets)

Tablet Power Supply


Keltron: Outline and Schematic

Power-One, Inc: Schematic

Power Supply, Incorporated: Schematic

This drawing and specifications, herein, are the property of POWER-ONE INC. and shall not be reproduced or copied or used in whole or in part as the basis for the manufacture or sale of items without written permission.

8 7 6 5 4 3 2 1



LAST REFERENCE DESIGNATION USED			
2 360-20018	SLEEVING, 18GA, 7/8"	C8+, C8-	C 10 CR13 Q 6 R 35
1 350-10663	SCREW 6-32 X 1"	SCR1	SCR1 T1 U3 E3
1 402-13920	HEATSINK	SCR1	J1
2 321-10679	I.C. SOCKET, 14 PIN	U1, U2	NOT USED
QTY	STD. P/N	DESCRIPTION	USED ON
		R14, R15, R19, R23, CR5, CR7	R14, R15, R19, R23, CR5, CR7
			E1, E2

HARDWARE LIST

REVISIONS			
ZONE	LTR	DESCRIPTION	DATE APPROVED
A		PROTO CLEAN-UP	2/21/79 K.F.
B		ADDED J1	8/13/79 K.C.
2274	C	E62 WAS 151-10411	10/22/79 K.C.
2541	D	ADDED NOTE TO SCHEMATIC* 16113	12-13-79 K.C.
4438	E	ADDED HARDWARE LIST	1-14-81 K.C.

2	C1, 2	2200/35	CAFDICITOR	ALUM ELECT	102-10100
	C3				101-10110
	C5, 7	100/35			102-10096
	CB	16000/15			101-10107
	C10	220-16			101-10111
	C11	1/50			104-10093
	C4	.001/100			104-10092
	C6	.003/100			104-10095
	C9	.01/100	CAPACITOR	MYLAR	104-10095
	CR1, 2, 3, 4, 6, 8, 9	AE1C	DIODE	1A 200V	111-10251
	CR10, 11	MR750		22A 50V	111-10256
	CR12	IN752A		ZENER	112-10006
	CR13	AF3B	DIODE	3A 100V	111-10252
	SCR1	SO50BLS3	SCR	50V 8A	160-10013
	Q1, 3	2N2907A	TRANSISTOR		172-10248
	Q2, 4	12500-3			171-10261
	Q6	12505-2			171-10262
	Q5	2N6551	TRANSISTOR		172-10249
	U1, 2, 3	110-723	I.C. VOLTAGE REGULATOR		130-10287
	R1	1.6K	RESISTOR	1/2W 5% CF	151-10370
	R2, 5, 7, 8, 20, 36	330 Ω			151-10353
	R4	750 Ω			151-10362
	R6, 9, 10	4.7K			151-10381
	R17, 12	150 Ω			151-10345
	R24	4.7 Ω			151-10333
	R21	1.5 Ω			151-10302
	R26	2.7 Ω			151-10305
	R27	2.2 Ω			151-10325
	R28	2.2K			151-10373
	R25	470 Ω			151-10357
	R30	3.9K			151-10379
	R35	82 Ω		1/2W 5% CF	151-10339
	R13, 18	1.2K		1/2W 2% MF	152-10507
	R32, 31	2.4K			152-10514
	R34	2K		1/2W 2% MF	152-10512
	R3, 22	.56 Ω		2W 10% BWH	158-10082
	R11, 16, 33, 29	2K	RESISTOR	POTENTIOMETER	154-20020
	J1	1-380991-0	CONNECTOR	AMP	901-10823
	T1	16116	TRANSFORMER		082-16116
	P.C.B.	16117	PRINTED CIRCUIT BOARD		505-16117
	CHASSIS	16114	CHASSIS		412-16114
	NONCENCLATURE OR DESCRIPTION				STD P/N
	PARTS LIST				
	TOLERANCE XXX=.030 XXX=.010				
	CONTRACT NO.				
	APPROVALS				
	DRAWN: FCORREN 2-12-79				
	CHECKED: G. L. 2-12-79				
	ENG. APP. G. L. 2-12-79				
	APPROVED				
	FINISH				
	SIZE CODE IDENT NO. DRAWING NO.				
	D 54407 16113 E				
	SCALE				
	SHEET 1 OF 1				

POWER-ONE, INC.
CAMARILLO, CALIF. 93010 (805)484-2806

SCHEMATIC

CONTRACT NO.		
APPROVALS	DATE	
DRAWN: FCORREN	2-12-79	
CHECKED: G. L.	2-12-79	
ENG. APP. G. L.	2-12-79	
APPROVED		
FINISH		
SIZE	CODE IDENT NO.	DRAWING NO.
D	54407	16113
SCALE		
SHEET 1 OF 1		

1. RTV LARGE CAPS TOGETHER ON BOARD.

NOTES


4

3

4

1

REVISIONS				
ZONE	LTR	DESCRIPTION	DATE	APPROVED



ALL COMPONENT VALVES ARE TYPICAL
USE FOR REFERENCE ONLY

UNLESS OTHERWISE SPECIFIED
DIMENSIONS ARE IN INCHES
TOLERANCES ON
FRACTIONS DECIMALS ANGLES

D		
ES	DRAWING STARTED	DATE
	PRINTED	

5

Brookside Drive - P.O. Box 447
St. Albans, Connecticut 06432

SCHEMATIC PSI 1170A

DRAWN <i>HJM</i> 6-15-81		RELEASER <i>Uncontrolled</i> 8 WOODBURY DRIVE - P.O. BOX 3000 Middlefield, Connecticut 06455	
MATERIAL:	CHECKED <i>pk</i> <i>6/16/81</i>	SCHEMATIC PSI 1170A	
	ENGR		
FINISH:	SIZE	CODE IDENT NO.	
	C	34050	<i>182981</i>
SCALE		SHEET	